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Abstract— The main circuit of the Class-EM power amplifier 
fulfils the ZVS/ZVDS/ZCS/ZCDS conditions while the auxiliary 
circuit thereof fulfils the ZVS condition. Hence, enabling high-
efficiency operations at higher operating frequencies while using 
active devices with slower switching time, resulting in a low-cost 
high-efficiency power amplifier. This paper presents a new Class-
EM power amplifier configuration that incorporates an isolation 
circuit between the main and the auxiliary circuit. Explicit design 
equations for the load network parameters which fulfils the 
operational conditions of the Class-EM power amplifier are 
derived. The analytical results correlate with the ADS simulations 
results, showing the potential of achieving a theoretical efficiency 
of 100% at higher frequencies while using low-cost, slow switching 
active devices. 
Keywords—Class-EM, high-efficiency, isolation circuit, slow-
switching, switching amplifier, ZCS, ZCDS, ZVS, ZVDS. 
I.  INTRODUCTION  
The Class-E power amplifier (PA), introduced in [1], delivers 
a theoretical efficiency of 100% through adoption of zero 
voltage switching (ZVS) and zero voltage derivative switching 
(ZVDS) conditions. However, the absence of zero current 
switching (ZCS) and zero current derivative switching (ZCDS) 
produces an overlap between a non-zero current and a non-zero 
voltage across the switch during ON-to-OFF transition, resulting 
in a power loss that limits the practical efficiency of the Class-
E PA. To address this problem, the Class-EM PA was proposed 
in [2]. It consists of a main circuit operating at the fundamental 
frequency (f0) and an auxiliary circuit operating at the second 
harmonic frequency (2f0) as shown in Fig. 4 of [2]. 
However, the Class-EM PA has not found widespread usage 
due to the complexity of the analysis presented thus far and the 
lack of accurate explicit design equations required to determine 
the optimum load network parameters. In [2], the main circuit 
was analysed separately from the auxiliary circuit, resulting in 
explicit design equations for the main circuit alone but not the 
auxiliary circuit. In addition, some of the design equations 
provided in Table I of [2] are incorrect and ambiguous. For 
example, the provided equation of the load reactance (XL) 
implies that it is capacitive, but not inductive as indicated in 
Table I and in the circuit schematic of Fig.4 in [2]. Further, the 
provided equation for the injection resistance (Rinj) implies the 
presence of a physical resistor between the main and the 
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Fig. 1. Class-EM PA with the proposed transmission-line isolation circuit. 
 
auxiliary circuit, but on the other hand, the model of the Class-
EM PA does not account for such physical resistor. Crucially, 
the analysis of the auxiliary circuit was not presented in [2], 
thus, the ZVS condition was not fulfilled in the auxiliary circuit, 
resulting in a poor efficiency of 58% for the auxiliary circuit 
although the main circuit exhibits a high efficiency of 89%. 
This issue was addressed in [3]-[4] where both the main and 
auxiliary circuits were analyzed simultaneously, but this results 
in a large system of nonlinear equations requiring to be solved 
by numerical methods, thus adding to the complexity in the 
design of a Class-EM PA. Furthermore, we failed to reproduce 
the idealized switch voltage and current waveforms using the 
component values provided in Table IV of [4].  
The simultaneous analysis presented in [5]-[6], takes into 
account the interaction between the main and the auxiliary 
circuit at f0, 2f0 and 3f0 resulting in a large system of equations 
with no explicit design equations provided. The claim in [6], 
that “to obtain the optimum load network parameters of the 
Class-EM PA, it is necessary to take into account up to the third 
harmonic components of the injected current and the load 
current” will be refuted in this paper. 
In this paper it will be shown that, the analysis of the Class-
EM PA can be simplified and accurate explicit design equations 
for the load network parameters can be derived. This is made 
possible by incorporating an isolation circuit between the main 
and the auxiliary circuit, resulting in a new configuration of the 
Class-EM PA as depicted in Fig. 1. Consequently, the analysis 
of the main and auxiliary circuits can be performed separately, 
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Fig. 2. (a) Class-EM PA with the auxiliary circuit modelled as a current source, 
(b) Class-EM PA with the main circuit modelled as a voltage source, (c) 
idealized main switch voltage and current waveforms, (d) idealized auxiliary 
switch voltage and current waveforms. 
 
thus, reducing the complexity of the analysis while obtaining 
accurate and explicit design equations. Moreover, the 
operational relationship between the main and the auxiliary 
circuit is clearly derived and the contribution of each circuit to 
the overall performance of the Class-EM PA will be explained 
through our analysis. It will be shown that the load network 
parameters of the auxiliary circuit can be directly obtained from 
the load network parameters of the main circuit, thus, 
establishing an unambiguous design procedure for the Class-EM 
PA. An idealized Class-EM PA is designed and simulated to 
verify the accuracy of the design equations derived from the 
analysis presented in this paper.  
This paper is organised as follows: the idealized circuit 
operation of a Class-EM PA is discussed in Section II. Section 
III presents the circuit analysis of a Class-EM PA. Finally, the 
design of a Class-EM PA is presented in Section IV. 
II. IDEALIZED CIRCUIT OPERATION  
The new configuration of the Class-EM PA as shown in Fig. 
1, consists of a main circuit, an auxiliary circuit and the newly 
introduced isolation circuit. The main and the auxiliary circuits 
consist of a shunt capacitance (Cs1 and Cs2), a series resonant 
circuit (L1C1 tuned at f0 for the main circuit and L2C2 tuned at 
2f0 for the auxiliary circuit), a series reactance (X1 and X2), and 
an RF choke (LC1 and LC2).  
The purpose of the auxiliary circuit is to inject a second 
harmonic current with a specific amplitude and phase into the 
switch of the main circuit, while still fulfilling the ZVS 
condition of a classical Class-E PA. The injected second 
harmonic current allows the main circuit to fulfil the 
ZVS/ZVDS/ZCS/ZCDS conditions, resulting in soft switching 
during ON-to-OFF and OFF-to-ON transitions, which in turn 
minimizes the power loss in the switch and maximizes the 
efficiency of the PA.  
The isolation circuit consists of a series λ/4 transmission line 
(TL1) and an open-circuited λ/4 stub (TL2), which enforces a 
short-circuit termination at f0 and (2n+1)f0. This short-circuit 
termination is transformed into an open-circuit termination by 
TL1. Thus, the impedance presented by the auxiliary circuit to 
the main circuit (ZM) is sufficiently high, isolating the main 
circuit from the auxiliary circuit at f0 and (2n+1)f0. At 2nf0, TL2 
enforces an open-circuit termination, thus allowing the injected 
second-harmonic current to flow through TL1. 
III. CIRCUIT ANALYSIS  
In order to simplify the analysis of the Class-EM PA shown 
in Fig.1, the assumptions made in [1] are applied here. Since the 
main and auxiliary circuits are isolated at f0 and 3f0 while 
interacting at 2f0, the isolation circuit and auxiliary circuit from 
Fig. 1 can be replaced with an ideal current source, resulting in 
the circuit depicted in Fig. 2a. The optimum Class-EM switching 
conditions are given in (1)-(3). 
 ݒ௦ଵሺߠሻ|ఏୀଶగ = 0   and   ௗ௩ೞభሺఏሻௗఏ ቚఏୀଶగ = 0  (1) 
 ݅௦ଵሺߠሻ|ఏୀగ = 0   and   ௗ௜ೞభሺఏሻௗఏ ቚఏୀగ = 0  (2) 
 ݒ௦ଶሺߠሻ|ఏୀగ = 0 (3) 
The load current iR(θ) and injected current iinj(θ) are given by 
(4), where θ = ωt (rad), IR is the amplitude of the load current, 
α is the initial phase shift at f0, Iinj is the amplitude of the injected 
current, and β is the phase shift of the injected current at 2f0.  
 ݅ோሺߠሻ = ܫோ sinሺߠ + ߙሻ  and  ݅௜௡௝ሺߠሻ = ܫ௜௡௝ sinሺ2ߠ + ߚሻ  (4) 
When the main switch S1 is turned ON for a period of 0 ≤ θ ≤ 
π, the current is1(θ) flowing through S1 is given by (5) while the 
voltage vs1(θ) across S1 is zero.  
 ݅௦ଵሺߠሻ = ܫ஽஼ଵ + ݅௜௡௝ሺߠሻ + ݅ோሺߠሻ  (5) 
 When S1 is turned OFF for a period of π ≤ θ ≤ 2π, is1(θ) flows 
through Cs1 and vs1(θ) is given by (6).  
 ݒ௦ଵሺߠሻ = ଵఠ஼ೞభ ׬ ݅௦ଵሺߠሻ	݀ߠ
ఏ
గ   (6) 
Applying the switching conditions in (1)-(2) and the initial 
OFF condition to (5) and (6) results in a set of equations with 
unknown parameters IR, α, Iinj, and β. The solutions to these 
equations provide the first set of design equations (7)-(8).  
 ܫோ = గଶ ܫ஽஼ଵ   and   ߙ = 0° (7) 
 ܫ௜௡௝ = − ඥగ
మାଵ଺
ସ 	ܫ஽஼ଵ   and   tanሺߚሻ = −
ସ
గ  (8) 
The average value of vs1(θ) in (6) is the DC voltage VDC1, 
from which the design equation for Cs1 can be obtained as in (9).  
 ܥ௦ଵ = గ	ூವ಴భଵ଺	ఠ	௏ವ಴భ  (9) 
Using (7) and Fourier series expansion for vs1(θ), the load 
resistance (Ropt) and the load reactance (X1) can be obtained as 
follows. 
 ܴ௢௣௧ = ଷଶ	௏ವ಴భଷగమ	ூವ಴భ     and     ଵܺ =
଼൫ଷగమିଷଶ൯	௏ವ಴భ
ଷగయ	ூವ಴భ   (10) 
The total output power Pout of the Class-EM PA given in (11) 
and derived from (7) and (10), shows that Pout, is four third of 
the DC power of the main circuit  
 ௢ܲ௨௧ = ସ	௏ವ಴భ	ூವ಴భଷ	 =
ସ	
ଷ	 ஽ܲ஼ଵ   (11) 
The normalized main switch waveforms depicted in Fig. 2c 
shows that the ZVS/ZVDS/ZCS/ZCDS conditions are met, and 
that the peak main switch current and voltage are 3.77×IDC1 and 
4.27×VDC1, respectively, and this can be proven from (5) and 
(6). 
To simplify the analysis of the auxiliary circuit, the main 
circuit is replaced by an equivalent voltage source vs1(θ), 
resulting in the circuit depicted in Fig. 2b. When the auxiliary 
switch S2 is turned ON for a period of 0 ≤ θ ≤ π/2, the current 
is2(θ) flowing through S2 is given by (12) while the voltage 
vs2(θ) across S2 is zero.  
 ݅௦ଶሺߠሻ = ܫ஽஼ଶ − ݅௜௡௝ሺߠሻ  (12) 
When S2 is turned OFF for a period of π/2 ≤ θ ≤ π, is2(θ) flows 
through Cs2 and vs2(θ) is given by (13). 
 ݒ௦ଶሺߠሻ = ଵఠ஼ೞమ ׬ ݅௦ଶሺߠሻ	݀ߠ
ఏ
గ/ଶ   (13) 
Applying the switching conditions in (3) to (13) results in a 
single equation, the solution of which provides the design 
equation for IDC2 given in (14), from which it can be seen that 
the DC current of the auxiliary circuit is half that of the main 
circuit. 
 ܫ஽஼ଶ = ூವ಴భ	ଶ	   (14) 
The average value of vs2(θ) in (13) is the DC voltage VDC2, 
from which the design equation for Cs2 can be obtained as in 
(15).  
 ܥ௦ଶ = ூವ಴మగ	ఠ	௏ವ಴మ  (15) 
Using Fourier series expansion for vs1(θ) and vs2(θ) and 
applying KVL to the circuit of Fig. 2b, it can be shown that the 
in-phase components of vs1(θ) and vs2(θ) adds to zero, thus 
justifying the absence of any physical resistor between the main 
and the auxiliary circuit. Furthermore, the sum of the quadrature 
components of vs1(θ) and vs2(θ) provides the amplitude of the 
voltage across the reactance X2, which together with (8) are 
used to determine X2. 
 ܺଶ = ൫గ
మାସ൯	௏ವ಴మ
଼	గ	ூವ಴మ    (16) 
Using (11) and (14), it can be shown that the DC power of 
the auxiliary circuit PDC2 is one third of PDC1, consequently, 
VDC2 is two third of VDC1, thus establishing a clear operational 
relationship between the main and the auxiliary circuit, such 
that the design equations of the auxiliary circuit can be 
determined from those of the main circuit. The normalized 
auxiliary switch waveforms depicted in Fig. 2d shows that the 
auxiliary circuit fulfils the ZVS condition and that the peak 
auxiliary switch current and voltage are 3.55×IDC2 and 
3.29×VDC2, respectively, and this can be proven from (12) and 
(13). 
IV. DESIGN AND VERIFICATION 
To verify the accuracy of the design equations derived in 
Section III, a high-efficiency Class-EM PA was designed and 
simulated in ADS. The specifications were set as VDC1= 28 V, 
IDC1 = 0.5 A and f0 = 2.2 GHz, resulting in IDC2 = 0.25 A, 
VDC2 = 18.667 V, PDC1 = 14 W, and PDC2 = 4.666 W. The load 
network parameters of the main circuit were determined as Cs1= 
0.253 pF, Ropt = 60.52 Ohm, and Cx1 = 6.282 pF using (9)-(10). 
The load network parameters of the auxiliary circuit were 
determined as Cs2= 0.308 pF and Lx2 = 2.98 nH using (15)-(16). 
The characteristic impedances of the isolation circuit were 
selected as 50 Ohm. A Pout of 42.71 dBm (18.662 W) was 
simulated as shown in Fig. 3 thus confirming the design 
equation in (11) and resulting in 99.97% efficiency. A peak 
main switch current and voltage of 3.777×IDC1 and 4.273×VDC1 
respectively and a peak auxiliary switch current and voltage of 
3.551×IDC2 and 3.291×VDC2 were simulated confirming the 
analytical predictions. 
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Fig. 3. Simulated output power spectrum of the proposed Class-EM PA. 
V. CONCLUSION 
The analysis of a new Class-EM PA configuration resulting in 
explicit design equations and an unambiguous design procedure 
has been presented. The accuracy of the presented analysis was 
verified with the design and simulation of an idealized Class-
EM PA that fulfils the ZVS/ZVDS/ZCS/ZCDS conditions on the 
main circuit as well as the ZVS condition on the auxiliary 
circuit. Thus, showing the possibility of achieving high-
efficiency at higher operating frequencies with low-cost slow 
switching devices. The proposed isolation circuit constitutes a 
first step towards the first implementation of a high frequency 
transmission lines Class-EM PA. 
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